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Abstract—Aiming at solving the problem that the moving
route is complicated and the scheduling is difficult in the
routing buffer of the bus in the manufacturing workshop, a
routing buffer mathematical programming model for bus
manufacturing workshop is proposed. We design a moving
approach for minimizing the total setup cost for moving in
routing buffer. The framework and the solution ofthe
optimization problem of such a bus manufacturing workshop
scheduling with routing buffer are presented. The evaluation
results show that, comparing with the irregularly guided
moving method, the proposed method can better guide the bus
movement in routing buffer by reducing the total setup time
of all buses processed at the next stage, and obtaining a better
scheduling optimization solution with minimize maximum
total completion time.
Keywords—Bus manufacturing workshop; flexible flowshop
scheduling problem;total setup cost; routing buffer; moving
method
I. INTRODUCTION
With the features of multiple stages and parallel
workstations, the painting production workshop of bus
manufacturer isa typicalkind offlexible flowshop, whose
scheduling problem has thetypical characteristics of
flexible flowshop scheduling problem (FFSP) (Moslehiand
Khorasanian, 2013), which is a typical NP-Hard problem.
In recent years, there exist efficient heuristic methods for
the classical FFSP (Han et al., 2012; Sun et al., 2017),
FFSP with component altering times (Han et al., 2016),
FFSP with multiple-objective optimization (Han et al.,
2017), FFSP with Re-entrant problem (Han et al, 2018) and
FFSP considering finite buffers (Han et al, 2018). In
practice, the bus has a long production cycle, which
requires a large number of buffer parking spaces to
temporarily park the to-be-processedbuses. Because bus isa
large-volume work-in-process, only a buffer with limited
parking spaces can be installed on the productionline of bus.
Therefore, the scheduling problem of bus manufacturing
workshop belongs to the category of flexible flow shop
limited buffer scheduling problem (Almederand Hartl,
2013). Different from the traditional flexible flow shop,
there is a special limited buffer called routing buffer
between two specific stages in the bus manufacturing
workshop. Compared to the ordinary buffer and sequence
buffer, the routing buffer not only has the parallel lanes for
the to-be-processedbuses to move forward, but also
provides electric flat carriages between parallel lanes.As a
result, the bus can be moved forward in the lane,or moved
in parallel between parallel lanes(Aref et al., 2012),which
will lead to a more complicated movement for the bus in
routing buffer. And due to the influence of routing buffer
capacity, the bigger the capacity is, the greater the
complexity of bus movement. It is necessary to consider
the problem of buffer lane capacityand the optimization of
bus movement in routing buffer, which further increases the
difficulty of research problems.
The bus manufacturers adopt customized production
method. There are a wide variety of models in production
orders put into production every day. Customized
production method brings differences in the processing
time and process flow of the buses(Liu et al.,2008).At the
two stages before and after routing buffer, processing time
of diverse models is also different. Meanwhile, due to the
limitation of workshop production resources, when a bus
enters a workstation, it usually needs to implement setup
operation whichis the preparationof the workstation for
processing the next bus after it completes a bus processing,
such as replacing the parts to be assembled, changing the
color materials for spraying, exchanging the cutting and
grinding tools, or cleaning and resetting the workstations
during the processing gap. Therefore, the setup operation
will result in a setup time in addition to the processing time
of the workstation (Wang et al., 2010; Hakimzadeh and
Zandieh, 2012). The setup time of the workstation will be
affected by variousproperties such as the type, color, and
shape of the processed object (semiconductor packaging
line, automobile manufacturing and metallurgy industry)
(Fu et al., 2012; Li et al., 2014),and also influenced by the
material used in production and processing (semiconductor
packaging line, assembly line of mechanical manufacturing,
pharmaceutical industry, and tobacco industry)(Takano et
al., 2017; Zhang et al., 2017). The replacement of cutting
tools and molds for equipment will also add a setup time
besides the standard processing time. Frequent setup
operation will extend the bus production time, limiting
company's existing production capacity(Thürer et al., 2013;
Ding et al., 2016).
Reducing the impact of setup operation has a great effect
on shortening the completion time of bus production.
Solving the bushow to move more efficiently in routing
buffer plays an important role in settling flexible flow shop
scheduling problem and improving company’s production
benefit. As such, the research on scheduling problem of bus
manufacturing workshop has important theoretical
significance and application value. For the complex
movementof to-be-processed bus in routing buffer and the
setup operation of different buses at the next stage of
routing buffer, this paper proposes the routing rules
scheduling method with the minimum total setup cost(Fu et
al.,2012; Davendra et al.,2013).By calculating the sumof
setup cost of each moving path, this scheduling method
establishes the routing rules to control the bus movement in
routing buffer,so as to obtain the minimum total setup cost.
Thus, it canguide the bus to move in routing buffer with the
minimum setup cost,reduce the impact of setup operation,
andsolve the scheduling problem that the bus movement in
routing buffer of the manufacturing workshop is complex
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and difficult to find the optimalway.
II. MATHEMATICAL MODEL OF ROUTING
BUFFER PROBLEM
A. Problem Description
The scheduling problem studied in this paper can be
described as follows: As shown in Figure 1, a queue with S
busesis prepared to be processedat two stages before and
after the routing buffer. At least one of these stagesincludes
severalworkstations, and the busneeds to select a
workstation for processing at each stage(El-Bouriand Nairy,
2011; Deng et al., 2016). There is a routing buffer with
limited capacity between these two stages. After the
to-be-processed bus enters the routing buffer after
completing the previous stage, it will wait for entering the
next stage. If the buffer is full, and there is no
availableworkstation at the next stage, the to-be-processed
buswill be stuck on the current stage
workstation(Tasgetirenet al., 2015; Abdollahpourand
Rezaeian, 2015). At this time, the workstation is blocked
and it is impossible to process other buses.if the buffer has
available space,the workstationwill be releasedand the bus
will enter the buffer.The bus, passing through two stages
before and after the routing buffer,adopts the
first-in-first-out rule and continues to enter the follow-up
stage for processing until the entire task is completed.The
routing buffer consists of several parallel lanes with limited
capacity. And the parking spaces in the parallel lanes can
store the buses that are processed at previous stage and
ready for the next stage. The electric flat carriages arranged
between parallel lanescan transfer the to-be-processed bus
from one buffer lane to anotheradjacent lane, so as to make
the bus move between the lanes. In the buffer,the bus can
choose to be moved forward in the lane, or moved in
parallel between the lanes. It shows that the movingway
has the characteristics of routing. The multiple lanes in the
buffer and electric flat carriagesbetween the lanes
constitute a routing network,where the bus movement is a
process to select the path. When the bus is moved forward
or movedin parallelin buffer lane, it will vacate its buffer
parking space in the original buffer lane, so that other buses
can enter this available space. Whenever a busis moved, the
parking space of the bus in the buffer will be
vacated,triggering the linkage of multiple buses.
Figure .1.Movement rules of bus in routing buffer
B. Model Parameters
The model parameters are sorted according to the first
model element and then the evaluation indicator element.
S indicates the total numberof buses to be processed.
sJ means the to-be-processed bus, {1,2,..., }s S .
,i jB indicates the parking space in routing buffer,
{1,2,..., }i n . n represents the row number of parking
space in routing buffer, {1,2,..., }j m . m expresses the
column number of routing buffer.
O indicates the maximum amount of setup factor.
xCK means varioussetup factors, such as exchanging
color materials, cleaning tools, replacing parts, etc.
{1,2,..., }x O .
,
_ s xJ CK represents the setup factor xCK of bus sJ .
xY indicates the maximum amount of bus setup factor
property.
'
, ,
_
x y y
T JTyco means the setup time of bus with
different setup factor’s different property, the setup time
'
, {1, 2,..., } xy y Y .
Z represents the maximum amount of bus model.
yType means model property of the bus.
{1,2,..., }z Z .
yColor means color property of the bus.
P indicates the maximum amount of bus type. A type of
bus with a specific model and color is defined as the bus
type.
Typei represents the type of to-be-processed bus,
{1,2,..., }Typei P . (A type of bus that includes properties
such as a certain type of vehicle and a certain color.)
,
_ s TypeiJ C represents thetype of bus sJ .
'
 ,
_ Typei TypeiT JC expresses the setup cost of different
types of bus successively-processed at the same
workstation, setup cost ', {1, 2,..., }Typei Typei p .
'
, ,
_
s s x
J CD indicates whether the setup factors x of two
different types of buses successively-processed at the same
workstation are the same.
'
,
_
s s
T CD denotes the total setup time for two different
types of buses successively-processed at the same
workstation, ', {1, 2,..., }s s S .
' '( , ),  ( ,   j )_ i j iT BJ represents the setup cost between buffer
parking space
,i jB and its adjacent parking space,
'| | 1 i i , '| | 1 j j ,and ' '| | | | 1   i i j j .
,  j_ iJ BQ indicates whether there is a to-be-processed
bus on the parking space
,i jB in routing buffer.
_TSum BJ denotes the total setup cost after a linkage
transfer of the buffer due to the bus online processing in the
buffer.
Q represents the maximum amount of processing stage
in the bus manufacturing workshop.
lOP means the processing stagein the bus
manufacturing workshop, {1,2,..., }l Q .
lM indicates the maximum amount of workstations of
stage lOP .
,l tWS indicates the t th workstation of stage lOP ,
{1, 2,..., } lt M .
,l tA indicates the setupfrequencyof the workstation
,l tWS at stage lOP aftercompleting all buses in
thisworkstation,
,
{1, 2,3,..., 1}l tA S  .
'
, , ,
_ l t s sJ WS denotes whether the buses sJ and 'sJ have
setup operation atworkstation
,l tWS .
,
_ l tT Sum representsthe total setup time of workstation
,l tWS at stage lOP aftercompleting all buses at
thisworkstation,
' '
'
1
,
, , , ,
1 1
_ _ _

  
 S Sl t s s l t s s
s s s
T Sum T CD J WS
, ,s l tSt means the start processing time of
to-be-processed bus
sJ at workstation ,l tWS at stage lOP ,
, ,
0s l tSt .
, ,s l tEn means the processing completion time of
to-be-processed bus
sJ at workstation ,l tWS at stage lOP .
,  ,  ts lTw means the processing time of to-be-processed
bus
sJ at workstation ,l tWS at stage lOP .
BuWPWSend indicates the time when all buses are finished
the processing at the next stage BuWPOP of routing buffer.
TWSfinal indicates the completion time of all buses
processed at the last stage.
C. 2.3 Constraints
(1) Uninterruptible constraint: Each bus cannot be
interrupted once it starts processing on the equipment until
the bus is completed.
(2) Equipment uniqueness constraint: Each parallel
workstation can only process one bus at the same time
(3) Equipment availability constraint: Allow waiting
between stages, and permitworkstation to be idle when the
to-be-processedbus is not arriving.
(4) Buffer constraint: Not consider time consumption of the
bus moving in the buffer.
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Equation (1) indicates that the processing completion time
of the to-be-processed bus
s
J at workstation
,l tWS ofstage
lOP is equal to the sum of the start processing time and
processing time at this workstation.
, ,  , ,
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l
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Equation (2) indicates that the processing completion time
of the to-be-processed bus
sJ at workstation ,l tWS ofstage
lOP isgreater than the start processing time at this
workstation.
, 1,  , , , {1, 2,..., }, {1, 2,..., },
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Equation (3) indicates that the start processing time of the
to-be-processed bus
sJ at workstation 1,l tWS of stage
1lOP isgreater thanor equal to the processing
completiontime at workstation
 ,
,l t
WS ofstage lOP .
, ,
max( ) s Q tTWSfinal En (4)
Equation (4) indicates that the completion time of the
processing task is equal to the processing completion time
of the last busat the last stage.
III.ALGORITHM PROCESS
The setup cost refers to the cost relationship between the
parking space and its adjacent parking space in routing
buffer, which means that if two buses on two adjacent
parking spaces are processed at the same workstation,
theirsetup time will be the same.It shows the degree of
similarity in processing requirements between two buses,
the more similar the processing requirements, the less setup
time for them to be processed at the same workstation, and
the smaller the setup cost between the parking spaces. The
setup cost is:
' ' ' '
 , , , , , ,
1
_ _ _ _

  OTypei Typei s s x y y s s x
x
T JC T CD T JTyco J CD (5)
The setup cost between two adjacent parking spaces is
dynamically changing, with the changes in the processing
requirements of buses stored on it.The total setup cost
refers to the sum of setup costs of all to-be-processed buses
and their adjacent to-be-processed buses in the buffer after
the completion of a bus linkage process:
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The moving way of the busin routing buffer is proposed
in accordance with the complex moving path of the bus in
routing buffer and two stages before and after routing
bufferwithsetup operation.That is, when the bus in the
buffer leaves the current parking space to be processed,it
will trigger the linkage of the bus in the buffer.
Bycalculating the total setup cost of all possible linkage
processes, we find and choose the moving path with the
minimumtotal setup cost, so as to construct the moving
way of the bus in routing buffer with the minimum total
setup cost, which can reduce the setup time and
frequencyof the busat the next stage. Thismoving way of
the busin routing buffer can guide the bus in routing buffer
to move with the minimum setup cost during the entire
process.As such, the scheduling scheme for bus
manufacturing workshop with routing buffer is given, to
make the bus with similar processing requirements
processed at the same workstation, improve processing
efficiency,and develop company’s existing production
capacityand its benefit. Specific steps are as follows:
Step 1: Establish the initial population,generating an
online individual (1, )rand Sp randomly. The to-be-processed
bus is processed in accordance with the onlinesequence.
Step2: Determine whether a bus sJ inbuffer parking
space
, jiB isprocessedatbuffer’s next stage 1lOP . If not,
continue to wait to-be-processed buses to enter the buffer.If
so, executeStep 3.
Step3: Determine whether there is a to-be-processed
buson adjacent parking space of space
, jiB storing bus
sJ .If not, the linkage process is completed. If so, repeat
Step 3.
Step4: Calculate the total setup cost _TSum BJ of the
to-be-processed bus in the buffer after a move.
Step5: Determine whether all linkage situations are
completed. If not, repeat Step3. If so, compare the total
setup costs of all linkage situations to obtain the minimum
value.
Step6: Transfer the to-be-processed bus in routing
bufferwith the minimum total setup cost to complete the
movement process.
Step7: Determine whether the processing task is
completed. If so, it will end. If not, repeat Step2.
The flow chart is as follows:
Figure .2.Flow chart of setup cost rules
IV. EXPERIMENTAL AND SIMULATION
A. Establishing Simulation Data
(1) Workshop model parameters
Scheduling simulation data includes four stages, namely,
1 2 3 4{ , , , }OP OP OP OP .The number of parallel workstations
{ }lM for the four workstations is {3,2,3,3}.The buffer
between the welding workshop and paintingworkshop is
routing buffer, so the buffer between stages 1OP and 2OP
in scheduling data is set to the routing buffer. In routing
buffer,the row number is 4n  ,while the column number
is 3m  .During the production process in
paintingworkshop,if the model and color properties of two
successively-processedbusestake changes, it needs to clean
the workstation and adjust its production equipment. As a
result,the simulation process employs the changes in bus
model and color properties as the basis for calculating the
preparation time. From Table 1, it shows the preparation
time parameters when the model and colorof the buses
processed successively on workstation take changes.
TABLE IMODEL PARAMETERS
Model
parameters Parameter description
Parameter value
（unit：min）
Related
parameters
of limited
buffer
n Row number of routing
buffer 4
m Column number of
routing buffer 3
Related
parameters
of
preparation
time
1CK
On the parallel
workstation of stage 2OP ,
the preparation time
parameters of
successively-processedbus
models changing from
1Type to 2Type .
10
On the parallel
workstation of stage 2OP ,
the preparation time
parameters of
successively-processed
bus models changing from
1Type to 3Type .
4
On the parallel
workstation of stage 2OP ,
the preparation time
parameters of
successively-processed
bus models changing from
2Type to 3Type .
14
2CK
On the parallel
workstation of stage 2OP ,
the preparation time
parameters of
successively-processed
bus color changing from
1Color to 2Color .
13
On the parallel
workstation of stage 2OP ,
the preparation time
parameters of
successively-processed
bus color changing from
1Color to 3Color .
17
On the parallel
workstation of stage 2OP ,
the preparation time
parameters of
successively-processed
bus color changing from
2Color to 3Color .
12
(2) Parameters of Processed Object
The simulation data comes from the actual production
data of a bus company.
The sum of bus properties is O =2. 1CK represents the
model property of the bus, while 2CK means the color
property of the bus.The value of model property is 1CK =
1 2 3{ , , }Type Type Type , while the value of color property is
2CK = 1 2 3{ , , }Color Color Color . Suppose that two
successively-processed buses on workstation 2,2WS of
stage 2OP are bus 3J and 5J , if properties of bus 3J are
1CK = 3Type , 2CK = 2Color , and properties of bus 5J
are 1CK = 1Type , 2CK = 3Color ,then 3,1 5,1_ _J CK J CK ,
3,2 5,2_ _J CK J CK . From Table 3, we can conclude
3,5_T CD =16.
TABLE II INFORMATION OF BUS MODEL AND COLOR
PROPERTIES
Bus properties Model Color
Bus 1J 1Type 1Color
Bus 2J 3Type 2Color
Bus 3J 2Type 1Color
Bus 4J 2Type 1Color
Bus 5J 1Type 1Color
Bus 6J 2Type 2Color
Bus 7J 1Type 3Color
Bus 8J 1Type 1Color
Bus 9J 2Type 2Color
Bus 10J 3Type 2Color
Bus 11J 1Type 3Color
Bus 12J 1Type 3Color
Bus 13J 3Type 2Color
Bus 14J 2Type 2Color
Bus 15J 2Type 1Color
Bus 16J 1Type 1Color
Bus 17J 1Type 3Color
Bus 18J 3Type 2Color
Bus 19J 2Type 1Color
Bus 20J 2Type 2Color
Bus 21J 3Type 2Color
Bus 22J 2Type 1Color
TABLE III SCHEDULE OF DIVERSE SETUP
1Type
1Color
2Type
1Color
3Type
2Color
2Type
2Color
1Type
3Color
1Type
1Color
0 6 16 14 9
2Type
1Color
6 0 16 8 15
3Type
2Color
16 16 0 8 16
2Type
2Color
14 8 8 0 14
1Type
3Color
9 15 16 14 0
TABLE IV STANDARD PROCESSING HOURS FOR BUS
PRODUCTION
1OP 2OP 3OP 4OP
1J 8 30 34 42
2J 11 38 38 36
3J 15 28 44 26
4J 19 25 42 24
5J 10 26 52 34
6J 16 36 40 30
7J 12 20 46 28
8J 21 24 48 32
9J 22 22 35 38
10J 13 32 36 40
11J 20 35 45 44
12J 14 34 50 22
13J 8 30 34 42
14J 11 38 38 36
15J 15 28 44 26
16J 19 25 42 24
17J 10 26 52 34
18J 16 36 40 30
19J 12 20 46 28
20J 21 24 48 32
21J 22 22 35 38
22J 13 32 36 40
B. Simulation Scheme
The moving way of the busin routing buffer based on
total setup cost as evaluation index is compared with buffer
movement scheme without optimization, and the total setup
time
,
_ l tT Sum processed on each workstation atbuffer’s
next stage is analyzed. Comparing two completion times of
these two schemes after completing the processing task,
namely, the completion time BuWPWSend of routing buffer’s
next stageand the completion time TWSfinal of the
processing task. Analyzing the optimization effect on
moving way of the bus in routing buffer based on total
setup cost as evaluation index.In addition, each program
implements 20 times independently.
TABLE VSIMULATION INFORMATION OF TWO SCHEMES
Simulation
schemes Algorithm parameters
Scheme 1 The moving way of the bus in routing buffer based on total
setup cost as evaluation index
Scheme 2 Buffer movement scheme with randomly moving
C. Simulation Results and Analysis
The moving way of the bus in routing buffer based on
total setup cost as evaluation index is implemented by the
MATLAB2012b simulation software, which isrunning on
the Windows 10 operating system, Core i7 processor,
CPU2.20GHz, and the PC with 8GB memory.
(1) Evaluation index of scheduling results
TABLE VI RESULTS OF TWO SIMULATION SCHEMES
Evaluation index Scheme 1 Scheme 2
,1_ BuWPT Sum
Optimal value 13.0 26.0
Worst value 98.0 88.0
Average value 49.8 58.0
,2_ BuWPT Sum
Optimal value 23.0 37.0
Worst value 92.0 86.0
Average value 33.9 59.5
BuWPWSend
Optimal value 350.0 355.0
Worst value 387.0 413.0
Average value 369.6 385.0
TWSfinal
Optimal value 401.0 407.0
Worst value 451.0 386.0
Average value 423.0 431.7
TABLE VII SUMMARY OF OPTIMIZATION RESULTS
Scheme 1
(Average
value)
Scheme 2
(Average
value)
Optimization
range
Optimization
ratio
,
_ BuWP lT Sum 41.8 58.7 16.9 28.8%
BuWPWSend 369.6 385.0 15.4 4%
TWSfinal 423.0 431.7 8.7 2%
From Table 6 and Table 7, it can be concluded that the
average total setup time for routing buffer’s next stages
, 1BuWPWS and , 2BuWPWS are reduced by 8.2 and 25.6
respectively.The average total setup time at this stage is
reduced by 16.9, with28.8%optimization ratio, while the
completion time at this stageis reduced by 15.4,
with4.0%optimization ratio. The completion time for
processing the task is reduced by 8.7,
with2.0%optimization ratio. It can be seen that the moving
way of the busin routing buffer based on total setup cost as
evaluation indexcan better guide the bus to move in routing
buffer, whichcan reduce the total setup time of all buses
processed at the next stage, and also decreasethe
completion time of to-be-processed buses at routing
buffer’s nextstage and the minimum and maximum
total completion time in the global scheduling process.
(2) Gantt graph analysis of movement process and
scheduling results in routing buffer
Figure 3（a）
Figure 3（b）
Figure 3（c）
Figure 3 (a) shows the distribution of to-be-processed
buses in routing buffer at a moment. Figure 3 (b) shows the
result of bus movement guided bythe moving way of the
busin routing buffer based on total setup cost as evaluation
index. Figure 3 (c)shows the result of the movement
without using any method.It can be seen from the figure
that at this moment, the buses in buffer trigger the linkage
because of the on-line processing of the bus on parking
space 1,3B .The linkage operation of Figure 3 (b) is:
3 1,3J B , 15 2,3J B , 20 2,2J B . The linkage process of
Figure 3 (c) is: 11 1,3J B , 9 1,2J B , 20 1,1J B ,
18 2,1J B , 10 3,1J B . The total setup cost of Figure 3 (b)
is _TSum BJ =134, and that of Figure 3(c) is '_TSum BJ
=140.
By adopting Scheme 1 and Scheme 2, the scheduling
results of Gantt graphs are shown in Figure 4 (a) and Figure
4 (b) respectively. The abscissa is the time axis, while the
ordinate indicates the workstation for each stage. The black
part indicates the situation of the bus processed at the
workstation without setup operation, while the red part
denotes the situation of the bus processed at the
workstation with setup operation; the green part represents
the movement of the to-be-processed bus in routing buffer.
It can be seen from the figure that the stage with setup rules
in this simulation is the second stage. After the processing
at the first stage, the to-be-processed bus enters the buffer,
taking a movement according to two schemes’ rules and
then entering the next stage for on-line processing. The
green part in the Gantt graph is the movement of the bus in
the buffer with time changes. In the Gantt, the gap in
processing time represents the setup time between two
buses successively processed at this workstation. It can be
seen from Figure 4 (a) that the setup frequency at routing
buffer’s next stage using scheme 1 is 6 times, the average
value of setuptime is 34, the completion time at this stage is
354, and the completion time for this task is 400. From
Figure 4 (b),it can be concluded that the setup frequency at
routing buffer’s next stage using scheme2 is 8 times, the
average value of setuptime is78, the completion time at this
stage is 397, and the completion time for this processing
task is 440. Therefore, the moving way of the bus in
routing buffer based on total setup cost as evaluation index
can better guide the bus to move in routing buffer, which
can reduce the total setup time of all buses processed at
the next stage, and also decrease the minimum and
maximum total completion time in the global scheduling
process.
Figure 4(a)The simulation Gantt graph of scheme 1
Figure 4(b) The simulation Gantt graph of scheme 2
V. CONCLUSION
In this paper, we study a complexbus manufacturing
workshop scheduling problem with routing buffer and
setup operation. Because the routing buffer has multiple
parallel lanes and there are electric flat carriages between
the lanes, both of them make the bus movement in the
buffer become very complicated, which has the
characteristics of routing. According to the complex
movement of to-be-processed bus in routing buffer and the
setup operation at the next stage, this article proposes a
moving way of the bus in routing buffer based on total
setup cost as evaluation index,to guide the bus to move in
routing buffer with the minimum total setup cost.As such, a
scheduling scheme for bus manufacturing
workshop with routing buffer is given, so as to solve the
scheduling problem that the bus movement in routing
buffer of the manufacturing workshop is complex and
difficult to find the optimal way.Through comparing the
moving way of the bus in routing buffer based on total
setup cost as evaluation index with buffer movement
scheme without optimization, it can be concluded that the
moving way of the bus in routing buffer based on total
setup cost as evaluation index can better guide the bus to
move in routing buffer, which can reduce the total setup
time of all buses processed at the next stage, and also
decrease the minimum and maximum total completion time
in the global scheduling process.
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